





Square Root Unit with Minimum Iterations for Posit Arithmetic

<u>Raul Murillo</u> Alberto A. del Barrio Guillermo Botella

> 31st IEEE International Symposium on Computer Arithmetic (ARITH 2024)



Outline

Introduction

- Posit square root unit design
- Hardware evaluation
- Conclusions



Float & posit formats

 1 bit
 w bits
 t bits

 Floating-point:
 Sign
 Exponent
 Fraction

$$X = (-1)^s \times 2^e \times (1+f)$$



The effect of the new regime field

• Variable-length field: sequence of k identical bits (ending with a negated bit)



ARITH 2024, Málaga, Spain, June 10-12, 2024



The effect of the new regime field

• Variable-length field: sequence of k identical bits (ending with a negated bit)



ARITH 2024, Málaga, Spain, June 10-12, 2024



The effect of the new regime field

• Variable-length field: sequence of k identical bits (ending with a negated bit)



- Coarse-grained scaling factor
- Trade-off: precision – dynamic range
- Not compatible with FP units



Some properties of posits

- Higher accuracy around 2⁰
 - For 32-bits, around [2⁻¹⁶, 2¹⁶] ≈ [10⁻⁵, 10⁴]
- Single zero and single exception (NaR)
 - Floats have -0 and +0
- Two's complement design
 - Comparison as for integer arithmetic
- Fused arithmetic
 - Accumulation of multiple products with no intermediate rounding





Outline

- Introduction
- Posit square root unit design
- Hardware evaluation
- Conclusions

Posit square root

$$X = (-1)^{s} \times 2^{4r+e} \times (1+f)$$
$$\sqrt{X} = 2^{\frac{4r+e}{2}} \times \sqrt{1+f}$$

- Odd exponent
 - Subtract 1, multiply significand by 2
- Sqrt algorithm requires the operand to be in [0.25, 1)
 - Divide significand by 4



The square root algorithm



- <u>Digit-recurrence methods</u> vs. iterative methods
 - Provide a fixed number of correct digits per iteration (from MSB to LSB)
 - Low complexity
 - Small area and power
 - High latency
- Non-restoring algorithm
 - Employ radix-2
 - Uses the quotient-digit set {-1, 0, 1}



The Non-restoring algorithm



Optimizations



1. Early termination If $R_{i+1} = 0 \rightarrow \text{Stop}$ $p_1 := 0$ **110 10 11** = 112 $\sqrt{p_1} := 0$ **10 11** 0**11** = 11

 $p_2 := 0 \ 0001 \ 01 \ 1 = 7.324 \times 10^{-4}$

 $\sqrt{p_2} := 0 001 10 11 = 2.734 \times 10^{-2}$

- **2.** Variable number of iterations
 - 1 correct digit per iteration
 - Floating-point has fixed fraction length
 - Posit has variable fraction length!
 - Compute only as many iterations as needed



Sqrt unit implementation



How many iterations can we reduce?

$$X = (-1)^{s} \times 2^{r \times 4 + e} \times (1 + f) \quad \Rightarrow \sqrt{X} = 2^{(r \times 4 + e)/2} \times \sqrt{1 + f}$$

• It depends on the regime: r given by the **length** of the regime field (r_s)

	Fraction bits	Radix-2 iterations	Sqrt unit latency		
Posit16	4 – 11	6 – 13	8 - 15		
Posit32	12 - 27	14 - 29	16 – 31		
Posit64	28 - 59	30 - 61	32 - 63		
Float16	10	12	14		
Float32	23	25	27		
Float64	52 _	54	56		
		+2 +	-2		
Raul Murillo et. al		ARITH 2024, Mála	TH 2024, Málaga, Spain, June 10-12, 2024		

Output fraction bits:

$$\widehat{f}_s = n - 2 - \left[\frac{r_s}{2}\right] - e_s$$

.024, Málaga, Spain, June 10-12, 202



Outline

- Introduction
- Posit square root unit design
- Hardware evaluation
- Conclusions

Latency reduction



• HDL simulation of exhaustive testbench (Posit16)



ARITH 2024, Málaga, Spain, June 10-12, 2024



Raul Murillo et. al



Synthesis results

ASIC synthesis Synopsys DC	Bits	Design	Area (µm ²)	Power (mW)	Slack (ns)
 28 nm TSMC 1 GHz 	16	Fixed iterations Variable iterations	625.21 638.19 2%	0.0810 0.0836 3%	0.46 0.46
Small	32	Fixed iterations Variable iterations	1296.79 1314.43 1%	0.1501 0.1534 2%	0.06 0.06
overheads	64	Fixed iterations Variable iterations	3256.47 3282.80 0.8%	0.3047 0.3089 1%	0.19 0.19



Outline

- Introduction
- Posit square root unit design
- Hardware evaluation
- Conclusions

Conclusions

- Posit arithmetic as alternative to IEEE 754 FP format
 - Variable length fields
 - Tradeoff: dynamic range precision
 - Presented in 2017: lack of computer arithmetic units
- Proposed a sqrt unit for posit arithmetic
 - Radix-2 non-restoring algorithm
 - Optimized for posit arithmetic → minimize iterations
- Results
 - Latency reduction up to 8.92% (depends on the application)
 - Marginal area-power overhead (< 3%)
- Implementation is freely available: <u>github.com/artecs-group/ARITH24</u>











Square Root Unit with Minimum Iterations for Posit Arithmetic



https://github.com/artecs-group/ARITH24

<u>Raul Murillo</u> Alberto A. del Barrio Guillermo Botella

> 31st IEEE International Symposium on Computer Arithmetic (ARITH 2024)