DR. JAVIER HORMIGO

CURRENT WORK Half-Unit Biased (HUB) a patented approach for optimizing hardware implementation of computation with real numbers	PUBLICATIONS List of publications in IEEE conferences and Journals List of publications from Scopus
	RESEARCH INTERESTS Computer Arithmetic Application Specific Architectures FPGA Signal and Image Processing Hardware implementations of Neural Networks Word-length Optimaization