Research Interests
Parallel programming models, Scheduling for heterogeneous architectures, Parallel libraries (TBB), Parallel languages (Chapel, X10, UPC), Parallelizing/optimizing compilers, pointer-based analysis and multiprocessor architectures.
Faculty
|
|
SCBI Staff
Former PhD Students
Ph.D. Students
|
Motivation
Our research group is particularly concerned about "productivity" in
the context of high performance computing, or in other words, to
achieve "performance without pain". From the computer architecture point of view we are in the
multi-core, many-core and heterogeneous era. We have several CPU cores
in our PCs, but moreover, recently we have seen a significant increase
in the number of commodity multicore processors that include an
on-chip accelerator, like a GPU, FPGA and/or DSP. Current desktops,
ultrabooks, smartphones, tablets, and other embedded devices are
powered by heterogeneous chips that feature several CPU cores along with an
integrated GPU. Examples of these are Intel recent architectures, AMD
APU, Qualcomm Snapdragon and Samsung Exynos, to name a few. Other
hetergeneous chips include an FPGA, like Altera Cyclone V and Xilinx
Zynq UltraScale+. To fully exploit these new architectures is a
challenge from the software point of view, because they are more
difficult to program and error prone than the old sequential
architectures. Our research goals are to find new tools and
programming models to alleviate these new difficulties.
Regarding the tools, we have been working in a parallelizing compiler
able to detect dynamic data structures (list, trees...) in a
sequential C code, and to identify the parallel loops that traverse
these data structures. We also propose TBB-based schedulers for the
parallel-for and pipeline templates, that are able to dynamically
distribute the workload among CPU cores, GPU and FPGA accelerators.
On the other hand we also explore the field of new programming models.
We are interested in the Threading Building Blocks library, work
stealing scheduling, pipeline and wavefront functional parallelism,
and the Chapel parallel language.
Antecedents
Our research group has been researching for more than a decade on
techniques and technologies related to automatic parallelization and
optimization of codes. We have visited and collaborated with pioneer
research groups, like Polaris (led by Prof. David Padua) or Apart (led by Prof. Michael
Gerndt). From this work, several contributions arised in the field
of automatic parallelization/optimization of Fortran codes, easier to
tackle due to the lack of pointers and dynamic data structures.
More recently, and based on the accumulated
experience, we have extended the sphere of activity of our techniques
to let them face codes written with more evolved languages: C, C++ or
Java. All these languages have in common the possibility of using
complex data structures based on pointers and dynamic memory
allocation. However, there is still a lack of compiler techniques to
deal with the automatic optimization of such codes. The main
limitation of these compilers is that they are not able to
automatically extract from the source code the necessary information
to exploit parallelism, locality, etc. To solve this, we basically
need a description of the memory locations read and written at each
code statement. More precisely, the topology and properties of the
data structures used in the code must be automatically captured via
static analysis.
During the last years,
we have developed a shape analyzer
which precisely capture the properties and topology of the data
structures used in pointer-based codes. This previous work was carried
out by F. Corbera for his Ph.D. [1-6,8,9]. Later on, we have used this
first implementation of the shape analyzer to develop a dependence
test able to successfully detect parallel loops [3,15,16,23]. We have
also explored the applicability of the shape analysis in oder to
exploit locality and parallelism in pointer-based codes [7,
10-12,14,17]. Using Java, NetBeans, CVS, several GUI libraries, and
extending the Cetus
compiler infrastructure, we have reformulated the shape analysis using
"Coexistent Links Sets" [18-19], reducing the amount of memory
required during the analysis and increasing the precision in the
description of the data structures captured in dynamic codes. We have
validated this new shape analysis approach with several codes in which the used data structures are
successfully identified. Besides, we are researching strategies aimed
at reducing the complexity of such analysis [20,34]. For his
Ph.D. [35], Adrian Tineo has added interprocedural support to deal
with recursive codes [25,32,33] and a data dependence test that
successfully detect loop-carried dependences in loops and recursive
functions that traverse recursive data structures.
- UMA-DAC-99/08 -- Abstract
F. Corbera, R. Asenjo and E.L. Zapata,
New Shape Analysis Techniques for Automatic Parallelization of C Codes,
ACM Int'l. Conf. on Supercomputing (ICS'99),
Rhodes, Greece, June 20-25, 1999.
- UMA-DAC-00/32 -- Abstract
F. Corbera, R. Asenjo and E.L. Zapata,
Un Paso en el Proceso de Paralelización Automática de Códigos C,
XI Jornadas de Paralelismo,
Granada, Spain, September 11-13, 2000.
- UMA-DAC-00/33 -- Abstract
F. Corbera, R. Asenjo and E.L. Zapata,
Accurate Shape Analysis for Recursive Data Structures,
13th Int'l. Workshop on Languages and Compilers for Parallel Computing (LCPC'2000),
IBM T.J. Watson Res. Ctr., Yorktown Heights, New York, NY, August 10-12, 2000.
(published by Springer-Verlag, Berlin, Germany, S.P. Midkiff, J.E. Moreira,
M. Gupta, S. Chatterjee, J. Ferrante, J. Prins, W. Pugh and C.-W. Tseng, Eds.,
LNCS no. 2017).
- UMA-DAC-01/09 -- Abstract
F. Corbera, R. Asenjo and E.L. Zapata,
Progressive Shape Analysis for Real C Codes,
IEEE Int'l. Conf. on Parallel Processing (ICPP'2001),
Valencia, Spain, September 3-7, 2001.
- UMA-DAC-01/24
Francisco J. Corbera Peña,
Detección Automática de Estructuras de Datos Basadas en Punteros,
PhD Thesis,
Dept. Computer Architecture, University of Málaga, September 2001.
- UMA-DAC-02/04
F. Corbera, R. Asenjo and E.L. Zapata,
New Shape Analysis and Interprocedural Techniques for Automatic Parallelization of Codes,
Int'l J. of Parallel Programming,
vol. 30, no. 1, February 2002, pp. 37-63.
- UMA-DAC-02/10
O. Plata, R. Asenjo, E. Gutiérrez, F. Corbera and E.L. Zapata,
Locality Analysis of Irregular and Dynamic Codes,
NATO Advanced Research Workshop on High Performance Computing: Technology and Applications,
Cetraro, Italy, June 24-27, 2002.
- UMA-DAC-02/13 -- Abstract
F. Corbera, R. Asenjo and E. Zapata,
Towards Compiler Optimization of Codes Based on Arrays of Pointers,
15th Int'l Workshop on Languages and Compilers for Parallel Computing (LCPC'02),
College Park, Maryland, July 25-27, 2002.
- UMA-DAC-04/16
F. Corbera, R. Asenjo and E.L. Zapata,
A Framework to Capture Dynamic Data Structures in Pointer-Based Codes,
IEEE Trans. on Parallel and Distributed Systems,
vol. 15, no. 2, February 2004, pp. 151-166.
- UMA-DAC-03/01
O. Plata, R. Asenjo, E. Gutiérrez, F. Corbera, A. Navarro and E.L. Zapata,
On the Parallelization of Irregular and Dynamic Programs,
10ht Workshop on Compilers for Parallel Computers (CPC'2003),
Amsterdam, The Netherlands, January 8-10, 2003.
- UMA-DAC-04/03
R. Asenjo, F. Corbera, E. Gutiérrez, A. Navarro, O. Plata and E.L. Zapata,
Optimization Techniques for Irregular and Pointer-based Programs (Invited Talk),
12-th Euromicro Conference on Parallel, Distributed and Network based Processing (PDP'2004),
La Coruña, Spain, February, 11-13, 2004.
- UMA-DAC-04/08
A. Navarro, F. Corbera, R. Asenjo, E. Gutiérrez, R.G. Valderrama, O. Plata and E.L. Zapata,
Exploiting Locality and Parallelism in Pointer-based Programs,
11ht Workshop on Compilers for Parallel Computers (CPC'2004),
Seeon Monastery, Chiemsee, Germany, July 7-9, 2004.
- UMA-DAC-04/11
A. Navarro, F. Corbera, R. Asenjo, A. Tineo, O. Plata and E.L. Zapata,
A new Dependence Test based on Shape Analysis for Pointer-based Codes,
17ht Int'l Workshop on Languages and Compilers for Parallel Computing (LCPC'2004),
West Lafayette, Indiana, USA, September 22-25, 2004.(LNCS 2005, v. 3602 pp.394-408)
- UMA-DAC-04/12
O. Plata and R. Asenjo,
Exploitation of Locality and Parallelism in Pointer-based Programs (Tutorial),
Int'l. Conf. on Parallel Architectures and Compilation Techniques (PACT'04),
Antibes Juan-les-Pins, France, September 29 - October 3, 2004.
- UMA-DAC-04/20
F. Corbera, A. Navarro, R Asenjo, A. Tineo and E.L. Zapata
A New Loop-Carried Dependence Detection Approach for Pointer-Based Codes
XV Jornadas de Paralelismo
pp 432 - 437. Almería 15-17 Sept. 2004
- UMA-DAC-05/02
A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
A novel Approach for Detecting Heap-based Loop-carried Dependences,
IEEE Int'l. Conf. on Parallel Processing (ICPP'2005),
Univ. of Oslo, Norway, June 14-17, 2005.
- UMA-DAC-05/05
O. Plata, R. Asenjo, E. Gutiérrez, F. Corbera, A. Navarro
and E. L. Zapata,
On the Parallelization of Irregular and Dynamic Programs,
Parallel Computing,
vol. 31, issue 6, June 2005, pp. 544-562.
- UMA-DAC-05/09
A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
A new Strategy for Shape Analysis based on Coexistent Links
Sets,
Parallel Computing (ParCo'2005),
Univ. of Malaga, Spain, September 13-16, 2005.
- UMA-DAC-06/01
A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
Shape Analysis for Dynamic Data Structures based on Coexistent
Links Sets,
12th Workshop on Compilers for Parallel Computing (CPC'2006),
A Coruña, Spain, January 9-11, 2006.
- UMA-DAC-06/08. DOI Link
R. Castillo, A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
Towards a Versatile Pointer Analysis Framework,
In European Conference on Parallel Computing (EURO-PAR)
29th August - 1st September 2006. Dresden. Germany.
- UMA-DAC-06/09
R. Castillo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
Pointer analysis techniques targeted to accelerate shape analysis,
XVII Jornadas de Paralelismo
18-20 September 2006. Albacete. Spain.
- UMA-DAC-06/07
R. Castillo, A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
Experimental results in shape analysis,
Technical Report,
March 2006
- UMA-DAC-07/01. DOI Link
A. Navarro, F. Corbera, A. Tineo, R. Asenjo and E.L. Zapata,
Detecting loop-carried dependences in programs with dynamic data structures,
Journal of Parallel and Distributed Computing,
Volume 67, Issue 1 , January 2007, Pages 47-62
- UMA-DAC-07/02
A. Navarro, F. Corbera, R. Asenjo, A. Tineo and E.L. Zapata,
Complexity Study of the Shape Analisys based on CLSs,
Technical Report,
February 2007
- UMA-DAC-07/03
A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
A new Abstraction of the Activation Record Stack for Interprocedural Shape Analysis,
Technical Report,
February 2007
- UMA-DAC-07/04
A. Tineo, D.R. Llanos and M. Cintra,
Speculative Parallelization of Pointer-Based Applications,
Transnational Access Meeting, HPC EUROPA EVENT,
Bologna, June 2007
- UMA-DAC-07/05
R. Castillo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
Parallelization of dynamic data structures in pointer-based programs,
Transnational Access Meeting, HPC EUROPA EVENT,
Bologna, June 2007
- UMA-DAC-07/06
A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
A Compiler Framework for Automatic Parallelization of Pointer-based Codes,
3rd International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems (ACACES 2007),
July 15 - 20, 2007, L'Aquila, Italy
- UMA-DAC-07/07
R. Castillo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
Interprocedural Def-Use Chains for Pointer-based Codes Optimizations,
3rd International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems (ACACES 2007),
July 15 - 20, 2007, L'Aquila, Italy
- UMA-DAC-07/08
J.J. Segura, R. Asenjo, F. Corbera, A. Navarro and E.L. Zapata,
Interfaz para la captura de estructuras de datos dinámicas en códigos C,
XVIII Jornadas de Paralelismo, JP'2007,
Sep 11 - 14, 2007, Zaragoza, Spain
- UMA-DAC-07/09
F. Corbera, A. Navarro, R. Asenjo, A. Tineo and E.L. Zapata,
A formal presentation of shape analysis graphs and operations,
Technical Report. Dept. Comp. Architecture. Univ. of Malaga,
July 2007
- UMA-DAC-07/10
A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,
Tracing Recursive Flow Paths for Interprocedural Shape Analysis,
20th International Workshop on Languages and Compilers for Parallel Computing (LCPC'07)
Urbana, Illinois, October 11-13, 2007
- UMA-DAC-08/1
R. Asenjo, R. Castillo, F. Corbera, A. Navarro, A. Tineo and E.L. Zapata,
Parallelizing irregular C codes assisted by interprocedural shape analysis,
22nd IEEE International Parallel & Distributed Processing Symposium (IPDPS'08)
Miami, Florida USA. April 14-18, 2008
- UMA-DAC-08/2, doi
R. Castillo, F. Corbera, A. Navarro, R. Asenjo, and E.L. Zapata,
Complete DefUse-Analysis in recursive programs with dynamic data structures,
Workshop on Productivity and Performance (PROPER 2008) Tools for HPC Application Development, at EuroPar'2008 Conference
Las Palmas de Gran Canaria, Spain, August 2008.
- UMA-DAC-09/01
Adrian Tineo
Compilation Techniques Based on Shape Analysis for Pointer-Based Programs,
Ph.D Report. Dept. Comp. Architecture. Univ. of Malaga,
January 2009
- UMA-DAC-09/2
A. Navarro, R. Asenjo, S. Tabik and C. Cascaval,
Load balancing using work-stealing for pipeline parallelism in emerging applications,
ACM 23rd International Conference on Supercomputing
IBM T.J. Watson Research Center, Yorktown Heights, NY, USA. June 8-12, 2009
- UMA-DAC-09/3
A. Navarro, R. Asenjo, S. Tabik and C. Cascaval,
Load balancing using work-stealing for pipeline parallelism in emerging applications,
IBM Research Technical Paper RC24732.
IBM T.J. Watson Research Center, Yorktown Heights, NY, USA. 2009
- UMA-DAC-09/4
A. Navarro, R. Asenjo, S. Tabik and C. Cascaval,
Analytical Modeling of Pipeline Parallelism,
ACM-IEEE International Conference on
Parallel Architectures and Compilation Techniques (PACT)
Raleigh, North Carolina. September 12-16, 2009
- UMA-DAC-09/5
R. Castillo, F. Corbera, A. Navarro, R. Asenjo, E.L. Zapata
Conflict Analysis for heap-based Data Dependence Detection,
Parallel Computing: From Multicores and GPU's to Petascale,
ISBN: 978-1-60750-529-7, Vol. 19, pp. 351-358, IOS Press BV, Amsterdam, 2010.
- UMA-DAC-09/6
A. Tineo, F. Corbera,
A. Navarro, R. Asenjo, E.L. Zapata
On the automatic detection
of heap-induced data dependences with interprocedural shape
analysis,
International Workshop on Advanced
Distributed and Parallel Network Applications (ADPNA-2009).
In conjunction with ICPP 2009.
Vienna, Austria, September 22-25, 2009
- UMA-DAC-10/1.
Also available: doi
A.J. Dios, R. Asenjo,
A. Navarro, F. Corbera, E.L. Zapata
Evaluation of the Task
Programmin Model in the Parallelization of Wavefront Problems,
The 12th IEEE Intl. Conf. on High Performance Computing and
Communications (HPCC-2010).
Melbourne, Australia, September 1-3, 2010
- UMA-DAC-10/2
A. Sanz, J. López,
A. Navarro, R. Asenjo
Tridiagonal Systems in Chapel. Case
study: The parallel cyclic reduction algorithm,
III Congreso Español de Informática, Jornadas de
Paralelismo 2010 (JP2010).
Valencia, España, Septiembre 7-10, 2010
- UMA-DAC-10/3
Rafael Larrosa,
A. Navarro, R. Asenjo, E.L. Zapata
Implementing a Chapel
library for parallel I/O,
III Congreso Español de Informática, Jornadas de
Paralelismo 2010 (JP2010).
Valencia, España, Septiembre 7-10, 2010
- UMA-DAC-10/4
A.J. Dios, R. Asenjo,
A. Navarro, F. Corbera, E.L. Zapata
Evaluation of the Task
Programming Model in the Parallelization of Wavefront Problems,
III Congreso Español de Informática, Jornadas de
Paralelismo 2010 (JP2010).
Valencia, España, Septiembre 7-10, 2010
- UMA-DAC-11/01
A. Dios, R. Asenjo, A. Navarro, F. Corbera, E.L. Zapata
Wavefront template implementation based on the task programming
model,
Technical Report. Dept. Comp. Architecture. Univ. of Malaga,
March 2011
- UMA-DAC-11/02
A. Dios, R. Asenjo, A. Navarro, F. Corbera, E.L. Zapata
A case study of the task-based parallel wavefront pattern,
Technical Report. Dept. Comp. Architecture. Univ. of Malaga,
July 2011
- UMA-DAC-11/03
A. Dios, R. Asenjo, A. Navarro, F. Corbera, E.L. Zapata
A case study of the task-based parallel wavefront pattern,
Advances in Parallel Computing: Applications, Tools and Techniques on the Road to Exascale Computing,
ISBN: 978-1-61499-040-6, Vol. 22,
pp. 65-72, IOS Press BV, Amsterdam,2012
- UMA-DAC-11/04
R. Larrosa, R. Asenjo, A. Navarro, B.L. Chamberlain
A First Implementation of Parallel IO in Chapel for Block Data Distribution,
Advances in Parallel Computing: Applications, Tools and Techniques on the Road to Exascale Computing,
ISBN: 978-1-61499-040-6, Vol. 22,
pp. 447-454, IOS Press BV, Amsterdam, 2012
- UMA-DAC-11/05
A. Dios, R. Asenjo, A. Navarro, F. Corbera, E.L. Zapata
Wavefront template for the task-based programming model,
The 24th International Workshop on Languages and Compilers for Parallel Computing (LCPC 2011),
Colorado State University, Fort Collins, Colorado, September 8-10, 2011
- UMA-DAC-11/06, doi
A. Dios, R. Asenjo, A. Navarro, F. Corbera, E.L. Zapata
High-level template for the task-based parallel wavefront pattern,
The 18th annual IEEE International Conference on High Performance
Computing (HiPC 2011),
Bengaluru (Bangalore), India, December 18-21, 2011
- UMA-DAC-11/07
Bradford L. Chamberlain, Sung-Eun Choi, Steven J. Deitz and Angeles Navarro
Composable Parallel Iterators in Chapel,
5th Partitioned Global Address Space Conference (PGAS'11),
Galveston Island, Texas, USA,October 15 - 18, 2011
- UMA-DAC-12/01. doi
A. Navarro, F. Corbera, R. Asenjo, R. Castillo and E.L. Zapata,
A Data Dependence Test based on the Projection of Paths over Shape Graphs,
Journal of Parallel and Distributed Computing,
Volume 72, Issue 12, December 2012, Pages 1547-1564.
DOI: 10.1016/j.jpdc.2012.08.004
- UMA-DAC-12/02. Long version: UMA-DAC-12/02 [Slides]
Alberto Sanz, Rafael Asenjo, Juan López, Rafael Larrosa, Angeles
Navarro, Vassily Litvinov, Sung-Eun Choi, Bradford L. Chamberlain,
Global data re-allocation via communication aggregation in Chapel,
2012 IEEE 24th International Symposium on Computer Architecture and High
Performance Computing,
New York City, NY, USA. October 24-26,
2012. DOI 10.1109/SBAC-PAD.2012.18
- UMA-DAC-12/03. Invited Talk.
Rafael Asenjo
Main benefits of Task Parallel Framworks,
HPC Advisory Council Spain Conference 2012,
Málaga, Spain. September 13, 2012.
- UMA-DAC-13/01
A. Vilches, A. Navarro, F. Corbera and R. Asenjo
A case study of oversubscription on multi-CPU & multi-GPU heterogeneous systems,
Proceedings of the 13th International Conference on Computational and Mathematical Methods
in Science and Engineering, CMMSE 2013,
Cabo de Gata, Spain, June 2013.
- UMA-DAC-13/02
A. Navarro, A. Vilches, F. Corbera and R. Asenjo
Strategies for Maximizing Utilization on multi-CPU & multi-GPU
Heterogeneous Architectures,
Technical Report. Dept. Comp. Architecture. Univ. of Malaga,
Dec 2013
- UMA-DAC-14/01 doi
A. Navarro, A. Vilches, F. Corbera and R. Asenjo
Strategies for maximizing utilization on multi-CPU and multi-GPU heterogeneous architectures,
The Journal of Supercomputing, May 2014.
- UMA-DAC-14/02
A. Navarro, A. Vilches, F. Corbera and R. Asenjo
Adaptive Partitioning Strategies for Loop Parallelism in Heterogeneous Architectures,
The International Conference on High Performance Computing and Simulation (HPCS 2014),
Bologna, Italy, July 2014.
- UMA-DAC-14/03 doi
Angeles Navarro, Rafael Asenjo, Francisco Corbera, Antonio J Dios and Emilio L Zapata
A Case Study of Different Task Implementations for Multioutput Stages in non-trivial Parallel Pipeline Applications,
Journal of Parallel Computing, June 2014.
- UMA-DAC-14/4
Antonio Vilches, Angeles
Navarro, Rafael Asenjo, Francisco Corbera, Maria Garzaran
Adaptive partitioning strategy for heterogeneous chips,
XXV Jornadas de
Paralelismo 2014 (JP2014).
Valladolid, España, Septiembre 17-19, 2014.
- UMA-DAC-14/5
Rafael Asenjo, Andrés
Rodríguez, Angeles Navarro, Juan-Antonio Fernández-Madrigal, Ana Cruz-Martín
On the parallelization of a three-parametric log-logistic estimation algorithm,
V Jornadas de Computación Empotrada 2014 (JCE2014).
Valladolid, España, Septiembre 17-19, 2014.
- UMA-DAC-14/6
Rafael Asenjo
Modelos de programación para arquitecturas heterogéneas on-chip,
Keynote inaugural de las XXV Jornadas de Paralelismo 2014 (JP2014).
Valladolid, España, Septiembre 17-19, 2014.
- UMA-DAC-14/7
Ángel Martínez-Tenor, Ana
Gago-Benítez, Juan-Antonio Fernández-Madrigal, Ana Cruz-Martín, Rafael
Asenjo, Angeles Navarro
Hierarchical Regulation of the Sensor Data Transmission for Networked Telerobots,
IEEE SENSORS 2014.
Valencia, Spain, Nov. 2-5, 2014.
- UMA-DAC-15/1. Arxiv
Francisco Corbera, Andrés Rodríguez, Rafael Asenjo, Angeles Navarro, Antonio Vilches, and María J. Garzarán
Reducing overheads of dynamic scheduling on heterogeneous chips,
HIP3ES: High Performance Energy Efficient Embedded Systems, HiPEAC Conference,
Amsterdam, 19-21 Jan. 2015.
- UMA-DAC-15/2. doi
Antonio Vilches, Rafael Asenjo, Angeles Navarro, Francisco
Corbera, Rubén Gran and María J. Garzarán
Adaptive Partitioning for Irregular Applications on Heterogeneous
CPU-GPU chips,
Procedia Computater Science, Vol 51,
Elsevier Eds. pp. 140-149, 2015.
- UMA-DAC-15/3.
A. Rodríguez, A. Vilches, A. Navarro, R. Asenjo, F. Corbera, R. Gran, and M. Garzaran
Productive interface to map streaming applications on heterogeneous processors,
Technical Report. Dept. Comp. Architecture. Univ. of Malaga, May 2015.
- UMA-DAC-15/4.
Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata, Rafael Ubal and David Kaeli
Hardware support for Local Memory Transactions on GPU Architectures,
10th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT 2015, part of FCRC 2015).
Portland, Oregon, USA. June 15-16, 2015
- UMA-DAC-15/5.
Alejandro Villegas, Rafael Asenjo, Angeles Navarro, Oscar Plata
Towards a Hardware Transactional Memory for GPU Local Memory,
XXIII Jornadas de Concurrencia y Sistemas Distribuidos, JCSD'15.
Malaga, Spain. June 10-12, 2015
- UMA-DAC-15/6.
Andrés Rodríguez, Angeles Navarro, Rafael Asenjo, Antonio
Vilches, Francisco Corbera, María Garzarán
Parallel Pipeline on Heterogeneous Multi-Processing Architectures,
1st IEEE International Workshop on Reengineering for Parallelism in Heterogeneous Parallel Platforms (Repara 2015, part of ISPA-2015).
Helsinki, Finland, 20-22 August, 2015
- UMA-DAC-15/7.
Alejandro Villegas, Angeles Navarro, Rafael Asenjo y Oscar Plata
Memoria Transaccional Hardware en Memoria Local de GPU,
XXVI Edición de las Jornadas de Paralelismo, JP 2015.
Córdoba, Spain, 23-25 September, 2015
- UMA-DAC-15/8.
Antonio Vilches, Andrés Rodríguez, Ángeles Navarro,
Francisco Corbera y Rafael Asenjo
Patrón pipeline aplicado a arquitecturas heterogéneas big.LITTLE,
XXVI Edición de las Jornadas de Paralelismo, JP 2015.
Córdoba, Spain, 23-25 September, 2015
- UMA-DAC-15/9.
Guillermo Aparicio, Eligius M.T. Hendrix, José Manuel
García Salmerón, Inmaculada García, Leocadio G. Casado y Rafael Asenjo
Algoritmos paralelos de memoria compartida que determinan el menor tamaño de un árbol binario al refinar un simplex regular,
XXVI Edición de las Jornadas de Paralelismo, JP 2015.
Córdoba, Spain, 23-25 September, 2015
- UMA-DAC-16/1. doi
A. Vilches, A. Navarro, R. Asenjo, F. Corbera, R. Gran, and M. Garzaran
Mapping streaming applications on commodity multi-CPU and GPU on-chip processors,
IEEE Tran. on Parallel and Distributed Systems, Vol 27, No. 4
IEEE Computer Society, ISSN: 1045-9219, April 2016.
- UMA-DAC-16/2. doi:10.3233/978-1-61499-621-7-372.
Andrés Rodríguez, Angeles Navarro, Rafael Asenjo, Francisco
Corbera, Antonio Vilches, María Garzarán
Pipeline Template for Streaming Applications on Heterogeneous Chips,
Parallel Computing: On the Road to Exascale. IOS Press.
Gerhard R Joubert, Hugh Leather, Mark Parsons, Frans Peters, Mark Sawyer (eds), pp. 327-336, 2016
- UMA-DAC-16/3. doi:10.3233/978-1-61499-621-7-543.
Rafael Asenjo, Angeles Navarro, Andrés Rodríguez, J. Nunez-Yanez
Workload distribution and balancing in FPGAs and CPUs with OpenCL and TBB,
Parallel Computing: On the Road to Exascale. IOS Press.
Gerhard R Joubert, Hugh Leather, Mark Parsons, Frans Peters, Mark Sawyer (eds), pp. 543-521, 2016
- UMA-DAC-16/4.
Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata
Energy Efficiency of Software Transactional Memory in a Heterogeneous Architecture,
8th Workshop on the Theory of Transactional Memory, WTTM 2016 co-located with PODC 2016.
Chicago, Illinois, USA, July 25, 2016
- UMA-DAC-16/5.
Alejandro Villegas, Rafael Asenjo, Angeles Navarro, Oscar Plata
Improvements in Hardware Transactional Memory for GPU Architectures,
19th Workshop on Compilers for Parallel Computing, (CPC'16)
Valladolid, España, July 6-8, 2016
- UMA-DAC-16/6.
Emilio Villegas, Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata
Evaluación del Consumo Energético de la Memoria Transaccional Software en Procesadores Heterogéneos,
XXVII Edición de las Jornadas de Paralelismo, JP 2016.
Salamanca, Spain, 14-16 September, 2016
- UMA-DAC-16/7.
Luis Remis, Maria Jesus Garzaran, Rafael Asenjo, Angeles Navarro.
Breadth-First Search on Heterogeneous Platforms: A Case of Study on Social Networks,
28th Intl. Symp. on Computer Architecture and High Performance Computing, SBAC-PAD 2016.
Marina del Rey, Los Angeles, USA, October 26-28, 2016
- UMA-DAC-16/8.
Rafael Asenjo
Making the most out of Heterogeneous Chips with CPU, GPU and FPGA,
Keynote at 16th International Conference on Algorithms and Architectures for Parallel Processing, ICA3PP 2016.
Granada, Spain, December 14-16, 2016
- UMA-DAC-16/9. ACM Digital Library
Rafael Asenjo and Tim Harris (Eds.)
Proceedings of the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming,
ACM PPoPP 2016
Barcelona, España, March 12-16, 2016. ISBN: 978-1-4503-4092-2
- UMA-DAC-17/1. Open Access. doi:10.1007/s10898-017-0508-y
Juan Francisco Rodríguez, José Manuel García, Eligius Hendrix, Rafael Asenjo, Leocadio Casado
On parallel Branch and Bound frameworks for Global Optimization,
Journal of Global Optimization
Volume 69, Issue 3, pp 547–560, November 2017.
- UMA-DAC-17/2.
Antonio Vilches, Angeles Navarro, Francisco Corbera, Andrés Rodríguez, Rafael Asenjo
Heterogeneous parallel for template based on TBB,
10th International Symposium on High-Level Parallel Programming and Applications, HLPP'17
Valladolid, Spain, 10-11 July 2017
- UMA-DAC-17/3.
Alejandro Villegas, Rafael Asenjo, Angeles Navarro Oscar Plata, Rafael Ubal, David Kaeli
Hardware support for scratchpad memory transactions on GPU architectures,
23rd International European Conference on Parallel and Distributed Computing, EuroPar'17
Santiago de Compostela, 30/8-1/9 2017.
- UMA-DAC-17/4.
Alejandro Villegas, Ernesto Rittwagen, Angeles Navarro, Rafael Asenjo, Oscar Plata
Planificación thread-to-cluster de aplicaciones que utilizan memoria transaccional sobre un procesador heterogéneo,
XXVIII Edición de las Jornadas de Paralelismo, JP'17
Malaga, Spain, 19-22 Sept. 2017
- UMA-DAC-17/5.
Denisa Constantinescu, Angeles Navarro, Juan-Antonio Fernandez-Madrigal, Rafael Asenjo
Optimization of a decision-making algorithm for heterogeneous platforms,
XXVIII Edición de las Jornadas de Paralelismo, JP'17
Malaga, Spain, 19-22 Sept. 2017
- UMA-DAC-17/6.
Rafael Asenjo, Sonia González, Francisco Corbera, Angeles Navarro, Andrés Rodríguez, Julio Villalba and Eligius Hendrix
Motivando al alumno de ingeniería mediante la plataforma Raspberry Pi,
XXVIII Edición de las Jornadas de Paralelismo, JP'17
Malaga, Spain, 19-22 Sept. 2017
- UMA-DAC-17/7.
Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata
Towards a Software Transactional Memory for heterogeneous CPU-GPU processors,
3rd Intl. Workshop on Reengineering for Parallelism in Heterogeneous Parallel Platforms, co-located with PARCO 2017.
Bolonia, Italia, 12-15 Sept. 2017
- UMA-DAC-17/8.
Jose Nunez-Yanez, Mohmmad Hosseinabady, Andrés Rodríguez, Rafael Asenjo, Angeles Navarro, Darío Suárez, Rubén Gran
Simultaneous Multiprocessing on a FPGA+CPU Heterogeneous System-On-Chip,
3rd Intl. Workshop on Reengineering for Parallelism in Heterogeneous Parallel Platforms, co-located with PARCO 2017.
Bolonia, Italia, 12-15 Sept. 2017
- UMA-DAC-17/9.
R. Asenjo, S. González, F. Corbera, A. Navarro, A.
Rodríguez, J. Villalba, E. Hendrix
La plataforma Rasberry
Pi como base para la coordinación vertical,
Revista en Enseñanza
y Aprendizaje de Ingeniería de computadores, Experiencias Docentes
en Ingeniería de Computadores, ISSN: 2173-8688
Depósito Legal:
GR-899/2011, Edita: Departamento de Arquitectura y Tecnología de
Computadores, UGR. Spain. pp. 5-20, Número 7, 2017
- UMA-DAC-17/10 (en prensa).
R. Asenjo, F. Corbera, A. Navarro, A. Rodríguez, S.
González, J. Villalba, E. Hendrix
Motivando al alumno de
ingeniería mediante la plataforma Raspberry Pi,
En A. Blanco
(Coord.). Innovaciones para favorecer la motivación y el aprendizaje
en estudios de Grado.
Málaga: Servicio de Publicaciones y
Divulgación Científica de la Universidad de Málaga, 2017
- UMA-DAC-17/11 doi: 10.1016/j.jpdc.2017.11.003.
Luis Remis, Maria Jesus Garzaran, Rafael Asenjo, Angeles Navarro
Exploiting social network graph characteristics for efficient BFS on heterogeneous chips,
Journal of Parallel and Distributed Computing
ISSN 0743-7315, Nov, 2017.
- UMA-DAC-17/12.
Mike Voss (Intel), James Cownie (Intel) and Rafael Asenjo (UMA)
Tutorial: CPUs, GPUs, FPGAs: A Tutorial on Heterogeneity and Managing Accelerators with Intel Threading Building Blocks,
23rd Intl European Conf. on Parallel and Distributed Computing (EuroPar 2017)
Santiago de Compostela, Spain, Aug 29, 2017
- UMA-DAC-17/13.
James Reinders (Intel), James Cownie (Intel), Pablo Reble (Intel), Rafael Asenjo (UMA)
Tutorial: Expressing Heterogeneous Parallelism in C++ with Intel Threading Building Blocks,
IEEE-ACM Intl. Conf. for High Performance Computing, Networking, Storage and Analysis (SC 2017)
Denver, CO, USA, Nov 13, 2017.
- UMA-DAC-17/14
Denisa Constantinescu, Juan-Antonio Fernandez-Madrigal, Angeles Navarro
Optimization of a Decision Making Algorithm under Uncertainty for Heterogeneous Platforms,
Master Thesis,
Universidad de Málaga, Sept. 2017
- UMA-DAC-18/1. https://arxiv.org/abs/1802.03316.
Jose Nunez-Yanez, Mohammad Hosseinabady, Moslem Amiri, Andrés Rodríguez, Rafael Asenjo, Angeles Navarro, Rubén Gran-Tejero, Darío Suárez-Gracia
Parallelizing Workload Execution in Embedded and High-Performance Heterogeneous Systems,
HIP3ES: High Performance Energy Efficient Embedded Systems Workshop, HiPEAC Conference
January 22-24, 2018, Manchester, United Kingdom, 2018.
- UMA-DAC-18/2. doi:10.1016/j.jpdc.2017.05.016
Guillermo Aparicio, José Manuel García, Leocadio Casado, Rafael Asenjo, Eligius Hendrix
Parallel algorithms for computing the smallest binary tree size in unit simplex refinement,
Journal of Parallel and Distributed Computing
Volume 112, Part 2, Pages 166-178, February 2018.
- UMA-DAC-18/3.
Rafael Asenjo (UMA), James Cownie (Intel), Aleksei Fedotov (Intel)
Tutorial: An Introduction to Intel® Threading Building Blocks (Intel® TBB) and its Support for
Heterogeneous Programming,
ACM Intl. Conf. Principles and Practice of Parallel Programming (PPoPP 2018)
Viena, Austria, Feb, 2018.
- UMA-DAC-18/4 SharedLink. doi.
Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata
Toward a software transactional memory for heterogeneous CPU-GPU processors,
Journal of Supercomputing
April 2018.
- UMA-DAC-18/5 SharedLink. doi.
Jose Nunez-Yanez, Mohammad Hosseinabady, Moslem Amiri, Andrés Rodríguez, Rafael Asenjo, Angeles Navarro, Rubén Gran-Tejero, Darío Suárez-Gracia
Simultaneous multiprocessing in a software defined heterogeneous FPGA,
Journal of Supercomputing
April 2018.
- UMA-DAC-18/6 doi: 10.1109/TC.2017.2776908.
A. Villegas, R. Asenjo, A. Navarro, O. Plata and D. R. Kaeli
Lightweight Hardware Transactional Memory for GPU Scratchpad Memory,
IEEE Transactions on Computers
pp. 816-829. vol 67, issue 6, June 2018.
- UMA-DAC-18/7
Sam Amiri, Mohammad Hosseinabady, Andrés Rodríguez, Rafael Asenjo, Angeles Navarro, Jose Nunez-Yanez
Workload Partitioning Strategy for Improved Parallelism on FPGA-CPU Heterogeneous Chips,
International Conference on Field-Programmable Logic and Applications (FPL)
Dublin, Ireland, August 2018.
- UMA-DAC-18/8.
Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata
Memoria Transaccional Software en Procesadores CPU+GPU Heterogéneos,
XXIX Edición de las Jornadas de Paralelismo, JP'18
Teruel, Spain, 12-14 Sept. 2018.
- UMA-DAC-18/9.
José Carlos Romero, Alejandro Villegas, Angeles Navarro, Andrés Rodríguez, Rafael Asenjo
Explotando el nuevo módulo OpenCL de Intel TBB,
XXIX Edición de las Jornadas de Paralelismo, JP'18
Teruel, Spain, 12-14 Sept. 2018.
- UMA-DAC-19/1.
Andrés Rodríguez, Angeles Navarro, Rafael Asenjo, Francisco Corbera, Rubén Gran, Darío Suarez, J.L. Nunez-Yanez
Evaluation of Heterogeneous execution on an HPC-oriented CPU-FPGA System-on-Chip,
HLPGPU: High-Level Programming for Heterogeneous and Hierarchical Parallel Systems (HLPGPU 2019 at HiPEAC)
Valencia, Spain, 21-23 Jan. 2019.
- UMA-DAC-19/2 doi: 10.1007/s10766-018-0555-0.
Angeles Navarro, Francisco Corbera, Andrés Rodríguez, Antonio Vilches, Rafael Asenjo
Heterogeneous parallel_for template for CPU-GPU chips,
Intl. Journal of Parallel Programming
Volumen 47, Issue 2, pp213-233, April 2019.
- UMA-DAC-19/3 Share Link. doi: 10.1016/j.sysarc.2019.06.006
Andrés Rodríguez, Angeles Navarro, Rafael Asenjo, Francisco Corbera, Rubén Gran, Darío Suárez, Jose Nunez-Yanez
Exploring Heterogeneous Scheduling for Edge Computing with CPU and FPGA MPSoCs,
Journal of Systems Architecture
Volume 98, pp. 27-40, Sept. 2019.
- UMA-DAC-19/4 Share Link. doi: 0.1007/s11227-019-02935-1
Andrés Rodríguez, Angeles Navarro, Rafael Asenjo, Francisco Corbera, Rubén Gran, Darío Suárez, Jose Nunez-Yanez
Parallel multiprocessing and scheduling on the heterogeneous Xeon+FPGA platform,
The Journal of Supercomputing
June 2019.
- UMA-DAC-19/5 Apress Link. GitHub source code
Michael Voss, Rafael Asenjo, James Reinders
Pro TBB: C++ Parallel Programming with Threading Building Blocks,
Apress, doi: 10.1007/978-1-4842-4398-5, ISBN: 978-1-4842-4397-8
July 2019.
- UMA-DAC-19/6.
Francisco López, Thomas Grass, Rafael Asenjo and Angeles Navarro
Aceleración de Time-Series sismográficas en Python,
XXX Edición de las Jornadas de Paralelismo, JP'19
Caceres, Spain, 18-20 Sept. 2019.
- UMA-DAC-19/7.
Felipe Muñoz, Jose Carlos Romero Moreno, Alejandro Villegas, Angeles Navarro, Andrés Rodríguez and Rafael Asenjo
Soporte OpenCL 2.0 para Intel TBB,
XXX Edición de las Jornadas de Paralelismo, JP'19
Caceres, Spain, 18-20 Sept. 2019.
- UMA-DAC-19/8. doi: 10.1007/978-3-030-23813-1_5
Daniel-Jesus Munoz, Denisa-Andreea Constantinescu, Rafael Asenjo, Lidia Fuentes
ClinicAppChain: A Low-Cost Blockchain Hyperledger Solution for Healthcare,
Blockchain and Applications
Springer Nature Switzerland AG, Sept. 2019.
- UMA-DAC-19/9.
Jose Carlos Romero, Angeles Navarro, Andrés Rodríguez, Rafael Asenjo, Murray Cole
Time Series Heterogeneous Co-Execution on CPU+GPU,
International Conference on Computational
and Mathematical Methods in Science and Engineering
Cadiz, Spain. June 30 - July 6, 2019.
- UMA-DAC-19/10.
Denisa-Andreea Constantinescu, Angeles Navarro, Francisco Corbera, Juan-Antonio Fernández Madrigal, Rafael Asenjo
Solving Large-Scale Markov Decision Processes on Low-Power Heterogeneous Platforms,
International Conference on Computational
and Mathematical Methods in Science and Engineering
Cadiz, Spain. June 30 - July 6, 2019.
- UMA-DAC-19/11.
Kris Nikov, Jose Nunez-Yanez, Mohammad Hosseinabady, Rafael Asenjo, Andres Rodriguez and Maria Navarro
High-Performance Simultaneous Multiprocessing for Heterogeneous System-on-Chip,
The Thirteenth International Workshop on Programmability and Architectures for Heterogeneous Multicores,
MULTIPROG-2020
Bologna, Italy, January 20, 2020.
- UMA-DAC-20/1. doi
Denisa-Andreea Constantinescu, Angeles Navarro, Juan-Antonio Fernández Madrigal, Rafael Asenjo
Performance evaluation of decision making under uncertainty for low power heterogeneous platforms,
Journal of Parallel and Distributed Computing, JPDC
Vol. 137 pp. 119-133, March 2020.
- UMA-DAC-20/2. doi: 10.1007/s11227-020-03199-w
Jose Carlos Romero, Antonio Vilches, Andrés Rodríguez, Angeles Navarro, Rafael Asenjo
ScrimpCo: Scalable Matrix Profile on Commodity Heterogeneous Processors,
The Journal of Supercomputing
March 2020.
- UMA-DAC-20/3. Open Access, doi: 10.3390/s20174808
Juan-Antonio Fernández Madrigal, Angeles Navarro, Rafael Asenjo, Ana Cruz-Martin
Characterization, Statistical Analysis and Method Selection in the Two-Clocks Synchronization Problem for Pairwise Interconnected Sensors,
Sensors Journal
August 2020.
- UMA-DAC-20/4 Tutorial info and material
James Reinders (Intel), Michael Voss (Intel), Pablo Reble (Intel), Rafael Asenjo (UMA)
Tutorial: C++ for Heterogeneous Programming: oneAPI (DPC++ and oneTBB),
IEEE-ACM Intl. Conf. for High Performance Computing, Networking, Storage and Analysis (SC 2020)
Atlanta, USA, Nov. 9 and 10, 2020.
- UMA-DAC-20/5 Panel info
Rafael Asenjo, Erik Lindahl, Xiaozhu Meng, Michael Wong, David Hardy, Maria Garzaran, Moderator: Sujata Tibrewala
Panel: The oneAPI Software Abstraction for Heterogeneous Computing,
IEEE-ACM Intl. Conf. for High Performance Computing, Networking, Storage and Analysis (SC 2020)
Atlanta, USA, Nov. 17, 2020.
- UMA-DAC-20/6. Slides and video
Denisa-Andreea Constantinescu, Angeles Navarro, Juan-Antonio Fernández-Madrigal and Rafael Asenjo
Boosting productivity of decision making with oneAPI-based heterogeneous shcedulers on SoCs,
oneAPI Developer Summit 2020
Nov. 12 2020.
- UMA-DAC-21/1. doi: 10.1109/JSEN.2020.3014525
Juan-Antonio Fernández Madrigal, Angeles Navarro, Rafael Asenjo, Ana Cruz-Martin
Efficient Geometrical Clock Synchronization for Pairwise Sensor Systems,
IEEE Sensors Journal
Vol 21, NO.1, pp. 838-846, January 2021.
- UMA-DAC-21/2. doi: 10.1007/s11227-020-03257-3
Denisa-Andreea Constantinescu, Angeles Navarro, Francisco Corbera, Juan-Antonio Fernández-Madrigal, Rafael Asenjo
Efficiency and productivity for decision making on low-power heterogeneous CPU+GPU SoCs,
The Journal of Supercomputing
Vol 77, pp. 44-65, January 2021.
- UMA-DAC-21/3.
Rafael Asenjo
oneAPI for GPUs and FPGAs: portability, yes!, performance portability, not quite,
Keynote at 29th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2021.
On-line, March 10, 2021
- Rubén Gran and Darío Suárez, Departamento
de Informática e Ingeniería de Sistemas, Universidad de Zaragoza, UK.
- J.L. Nunez-Yanez, Department of
Electrical and Electronic Engineering, University of Bristol, UK.
- Rosa Filgueira,
Data Intensive Research Group at EPCC (University of Edinburgh), UK.
- José Daniel García,
Computer Architecture and Technology Area at Universidad Carlos III de Madrid, Spain.
Last modified: April 2 2021